ABSTRACT: In this paper a remote FPGA-configuration method based on JTAG extension over optical fibers is presented. The method takes advantage of commercial components and readyto-use software such as iMPACT and does not require any hardware or software development. The method combines the advantages of the slow remote JTAG configuration and the fast local flash memory configuration. The method has been verified successfully and used in the Demonstrator of Liquid-Argon Trigger Digitization Board (LTDB) for the ATLAS liquid argon calorimeter Phase-I trigger upgrade. All components on the FPGA side are verified to meet the radiation tolerance requirements.
Introduction
The ATLAS Liquid Argon Calorimeter (LAr) Phase-1 trigger upgrade [1] has been proposed to enhance the physics reach of the ATLAS experiment. A LAr Trigger Digitizer Board (LTDB) is being developed to read out up to 320 detector channels and transmit all the data off the detector through 40 optical fibers. The LTDB, after installed, will operate in a harsh radiation environment [2] . The LTDB will be implemented in radiation-tolerant components [3] [4] [5] such as ASICs. An LTDB prototype, called the Demonstrator, based on gigabit-transceiver-embedded FPGAs (Xilinx Kintex 7 series, part number XC7K325TFFG900) has been developed to evaluate the LTDB functions. The FPGAs need to be configured after each power cycle or after a single-event functional interrupts (SEFI) occurs. The distance between the Demonstrator and the counting room is about 70 meters. It is indispensable to develop a remote configuration method.
The JTAG mode [6] is one of the most commonly used configuration modes. In addition to the configuration of FPGAs, the JTAG mode provides extra capabilities unavailable in other configuration modes. These extra capabilities include the configuration of flash memories with serial peripheral bus (SPI) interface through an FPGA and the logic analyzer tool called ChipScope Pro. Therefore, we choose the JTAG mode to configure the FPGA.
The simplest way to extend JTAG signals is to use one fiber for each JTAG signal. Since the JTAG interface has at least four signals (TCK, TMS, TDI and TDO), at least four optical fibers are needed. Moreover, JTAG signals are not DC balanced and not suitable for modern commercial optical transceiver modules which are usually internally AC coupled [7] [8] .
A commonly used approach to configure remote FPGAs is to develop a local JTAG master and transmit the configuration contents over optical fibers [9] [10] [11] to the local JTAG master. This approach can configure FPGAs. However, it is not easy to develop a JTAG master, let alone a JTAG master that needs to operate in a radiation environment.
In this paper, a remote FPGA configuration approach based on JTAG extension over optical fibers has been proposed and verified. The approach has been used in the LTDB Demonstrator. The design of the remote configuration system for the LTDB Demonstrator and the radiation qualification of related components are presented.
The proposed JTAG extension approach
The remote configuration approach we propose is shown in Figure 1 . Three JTAG signals (TMS, TCK, and TDI) coming out of the Xilinx download cable (Xilinx Platform Cable USB II) are encoded and serialized into a high-speed serial data signal. The encoder and the serializer are integrated into a transmitter which has multiple parallel input signals (TxD0, TxD1, TxD2, …) and a high-speed serial data output signal. TMS, TCK, and TDI are connected to three parallel input signals of the transmitter. The high-speed serial data signal is converted to the optical signal in an optical transmitter (E/O) module and transmitted through an optical fiber. Then the optical signal is converted into the high-speed serial data electrical signal in an optical receiver (O/E) module. The high-speed serial data signal is deserialized and decoded to recover the corresponding JTAG signals before they are connected to the FPGA. The deserializer and the decoder are integrated into an receiver integrated circuit which has a high-speed serial data signal and multiple parallel outputs (RxD0, RxD1, RxD2, …). The other direction operates in the same way except that only TDO is transmitted. We only need two fibers, each for one direction. Due to the propagation delay induced by long fibers and transceivers, the frequency of TCK may need to be slower than that without any JTAG extension. According to IEEE standard 1149.1, on the FPGA side, TDO changes on the falling edge of TCK, while TMS and TDI are sampled on the rising edge of TCK. On the JTAG Xilinx download cable side, TMS and TDI change on the falling edge of TCK, while TDO is sampled on the falling edge of TCK [12] . In order for TSM/TDI/TDO to have efficient setup time, the propagation delay induced by the transceiver and optical fibers must meet the following relationships:
Where f TCK is the frequency of TCK, T PD is the propagation delay of the whole link, including the transmitter, the optical transmitter, the fiber, the optical receiver, the receiver, and relevant traces on printed circuit boards, T CQcable(max) and T CQfpga(max) are the maximum clock-to-output time (T CQ ) of the output D flip-flop (DFF) at the download cable side and on the FPGA side, respectively; T SUcable(min) and T SUfpga(min) are the minimum setup time (T SU )of the input DFF at download cable side and on the FPGA side, respectively. T CQ and T SU can be found in the download cable and FPGA datasheets. The sum of T CQ , T SU , and the propagation delay of optical transceiver and the PCB traces is estimated to be no greater than 20 ns. The latency of the TLK2501 transceiver is no greater than 58 ns [13] . The maximum fiber lengths at different configuration clock frequencies are estimated and listed in Table 1 . A latency of 5 ns per meter for the optical fiber is assumed in the table. GBTX [14] , a radiation-tolerant 4.8-Gbps transceiver, may be used to replace TLK2501. Since GBTX does not support the LVCMOS format which all JTAG signals belong to, level translators (for example, part numbers SN75LVDS386 and SN75LVDS387 produced by Texas Instruments) are necessary for the interface between the Kintex-7 FPGA and GBTX. The latency of GBTX (including the corresponding GBT FPGA used on the back end and the level translators) is measured to be about 292 ns.
When TLK2501 is used on both front end and the back end with 70-m duplex fibers, 750 KHz can be chosen. For applications which require longer fibers and transceivers with longer latency, Digilent USB JTAG cable (part number 250-003P produced by Digilent Inc.), which supports a minimum clock frequency of 250 KHz, can be used. The frequency of TCK is chosen in the cable communication setup of iMPACT. The configuration approach has been verified with two commercial SFP+ optical transceivers modules, two Evaluation Modules (EVMs) of the transceivers TLK2501 (each of which includes an 8B/10B encoder, an 8B/10B decoder, a serializer, and a deserializer), 100-meter duplex multimode fibers, and a Xilinx Kintex-7 FPGA KC705 Evaluation Module (EVM) [15] . A picture of the verification test setup is shown in figure 2. The proposed remote configuration approach has been used in the LTDB Demonstrator. The block diagram of the remote FPGA configuration system is shown in figure 3 . Two transceivers TLK2501 are used on each LTDB Demonstrator, whereas the 8B/10B encoder/decoder and the transceiver are implemented in the Virtex6 FPGA of a Gigabit Link Interface Board (GLIB) [16] on the back end. Two Xilinx Kintex-7 series FPGAs (part number XC7K325TFFG900) are configured through a single pair of fibers and a TLK2501. A quadchannel optical transceiver module (part number AFBR-79EIDZ produced by Avago Technologies) [8] is used on the LTDB Demonstrator. On the back end, a Digilent USB JTAG cable is connected to the Virtex-6 FPGA through an FMC extension board. A 1:4 switch is implemented in the Virtex FPGA on the GLIB to select which FPGA on the front end to be configured. Two SFP+ optical transceivers are used on the back end. As a backup solution, we use a flash memory with the Serial Peripheral Interface (SPI) for each FPGA on the Demonstrator. The FPGA can be configured from the flash memory locally and quickly. The flash memory can also be remotely configured via the FPGAs and the fibers. Figure 3 : the block diagram of the remote configuration on the LTDB Demonstrator Our method combines the advantages of slow remote configuration and fast local configuration. The method takes advantage of commercial components and ready-to-use software such as iMPACT and does not require any hardware or software development.
Radiation Tolerance Qualification
The Demonstrator will operate at a low luminosity of 33.3 fb -1 /year for one to three years (2015-2017). All components in use for the Demonstrator must tolerate the radiation level for at least one year but three years is preferable. The radiation tolerance criteria include Total Ionizing Dose (TID), Non-Ionizing Energy Loss (NIEL), and Single-Event Effects (SEE).
The simulated radiation level [2, 17] at the position where the LTDB Demonstrator is installed, safety factors [18] , and radiation tolerance criteria [2] are listed in the table 1.
We have tested a QSFP optical transceiver and a flash memory in X-rays or protons for TID and neutrons or protons for Single-Event Effects (SEE). TLK2501 has been tested in a proton beam before [18] . We have not tested any component for Non-Ionizing Energy Loss (NIEL) (the QSFP was tested in a proton beam, but the fluence was not high enough to qualify the module). Most modern integrated circuits, including TLK2501, the flash memory under test, the microcontroller used inside the QSFP, are fabricated in CMOS technologies which are naturally insensitive to NIEL [2] . The VCSELs and photodiodes used in the QSFP AFBR-79EIDZ may be sensitive to NIEL, but previous tests [20] . Optical fibers have been qualified before [21] [22] . The QSFP optical transceiver AFBR-79EIDZ was tested in a neutron beam at the Los Alamos Neutron Science Center (LANSCE) in Los Alamos National Laboratory. The maximum neutron energy is 800 MeV. The energy spectrum of neutrons is similar to that simulated in the ATLAS application environment [17] . The test setup is shown in figure 4 . A Pseudo-Random Binary Sequences (PRBS) (pattern 2 7 -1) at 5 Gbps was generated in a Kintex-7 FPGA. Three channels of data went through the QSFP transmitter. One channel went back to the same FPGA through the QSFP receiver, while the other two channels went to another FPGA through two SFP+ optical receivers. The received data were checked and any errors were recorded in receiver FPGA [23] . The QSFP was put inside the neutron beam, while the other components were put away from the beam. During the test of about 43 hours, the total fluence was 4.31×10 The QSFP optical transceiver was tested in x-rays to the total dose of 81 Gy(SiO2) with an in-house x-ray biological irradiator (part number X-RAD iR-160 produced by Precision X-ray, Inc.). The maximum x-ray energy is 160 keV. The peak x-ray energy is about 30 keV with a 2-mm aluminum filter. No performance degradation was observed.
The QSFP optical receiver was tested in a 223-MeV proton beam at the Francis H. Burr Proton Therapy Center at of Massachusetts General Hospital (MGH). The test setup was similar to that at LANSCE except that only one receiver channel was tested. The proton energy was 223 MeV. The profile of the proton beam was about 2 cm (diameter) with 90% uniformity. The module was irradiated at 1. Two SPI flash memories (part number S25FL256SAGMFIR01 produced by Spansion) were tested in the 223-MeV proton beam at MGH. The first memory was irradiated for one hour to reach the fluence of 9.7×10 10 cm -2 and the TID of 63 Gy(SiO2). The second memory was irradiated for 7 minutes to reach the fluence of 3.6×10 11 cm -2 and the TID of 182 Gy(SiO2). The memories were powered during the test. The power consumptions of these two memories were monitored during the tests and no significant changes were observed. The contents of the memories before and after irradiation were compared. No errors were observed. The SEE cross section was estimated to be less than 3.3×10 -12 cm 2 /device. The TID test results are summarized in Table 2 . Two translators which may be used with GBTX are also listed in the table. All components can operate in the ATLAS environment for at least 2.7 years (the QSFP optical transceiver) or longer than three years (all the others). 
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The SEE test results are summarized in Table 3 . Two translators which may be used with GBTX are also listed in the table. The error rate of each component in the application operation environment is estimated. The upper limits of cross section and the estimated error rate are listed in the table if no error was observed during the test. All components have less than one error per year and meet the radiation tolerate requirements.
Conclusion
A remote FPGA-configuration method based on JTAG extension over optical fibers is presented. The Demonstrator using the approach has been installed in the ATLAS liquid argon calorimeter upgrade Demonstrator. All components on the FPGA side are verified to meet the radiation tolerance requirements.
